

BB: Black Board

LESSON PLAN

| Period | Date (Tentative) | Topic | Unit No. | Teaching Methodology | Remarks | Corrective Action Upon Review |
|--------|------------------|------------------------|----------|----------------------|---------|-------------------------------|
| 1 | 5/10/17 | Historical perspective | I | BB | | |
| 2 | 5/10/17 | Issues in D I C D | I | BB | | |
| 3 | 9/10/17 | Quality Metrics | I | BB | | |
| 4 | 9/10/17 | cost of a y I c | I | BB | | |
| 5 | 12/10/17 | Functionality | I | BB | | |
| 6 | 12/10/17 | Robustness | I | BB | | |
| 7 | 16/10/17 | performance | I | BB | | |
| 8 | 16/10/17 | power of I c | I | BB | | |
| 9 | 23/10/17 | Energy consumption | I | BB | | |
| 10 | 23/10/17 | The MOC Transistor | II | BB | | |

LESSON PLAN

| Period | Date (Tentative) | Topic | Unit No. | Teaching Methodology | Remarks | Corrective Action Upon Review |
|--------|------------------|--|----------|----------------------|---------|-------------------------------|
| 11 | 26/10/17 | N-MOS P-MOS operation | II | BB | | |
| 12 | 26/10/17 | Static conditions | II | BB | | |
| 13 | 30/10/17 | Dynamic Behaviour | II | BB | | |
| 14 | 30/10/17 | The actual MOS transistor | II | BB | | |
| 15 | 2/11/17 | Secondary effects | II | BB | | |
| 16 | 2/11/17 | Spice Model for MOS | II | | | |
| 17 | 6/11/17 | Methods of Logical effort for Transistor | II | BB | | |
| 18 | 6/11/17 | Transistor sizing | II | BB | | |
| 19 | 9/11/17 | CMOS Inverter basics | III | BB | | |
| 20 | 9/11/17 | Intuitive perspective | III | BB | | |
| 21 | 13/11/17 | Evaluation | III | BB | | |
| 22 | 13/11/17 | performance | III | BB | | |

LESSON PLAN

| Period | Date (tentative) | Topic | Unit No. | Teaching Methodology | Remarks | Corrective Action Upon Review |
|--------|---------------------|----------------------------|-------------|-------------------------|---------|----------------------------------|
| 23 | 16/11/19 | Static Behaviour | III | | | |
| 24 | 16/11/19 | Dynamic Behaviour | III | | | |
| 25 | 20/11/19 | Byte threshold | III | | | |
| 26 | 20/11/19 | Noise Margens | III | | | |
| 27 | 23/11/19 | Robustness, performance | III | | | |
| 28 | 23/11/19 | Dynamic Behaviour | III | | | |
| 29 | 24/11/19 | capacitance | IV | | | |
| 30 | 24/11/19 | CMOS Logic family | IV | | | |
| 31 | 24/11/19 | TTL | IV | | | |
| 32 | 24/11/19 | ECL | IV | | | |
| 33 | 24/11/19 | CMOS/TTL | IV | | | |

LESSON PLAN

| Period | Date (tentative) | Topic | Unit No. | Teaching Methodology | Remarks | Corrective Action Upon Review |
|--------|---------------------|--|-------------|-------------------------|---------|----------------------------------|
| 33 | 11/12/19 | Interfacing of Logic families Comparison | IV | | | |
| 34 | 11/12/19 | VHDL - DECODER | IV | | | |
| 35 | 14/12/19 | VHDL ENCODER | IV | | | |
| 36 | 14/12/19 | MODELS/ bustactors | IV | | | |
| 37 | 18/12/19 | VHDL CATCHES/FLOPS | IV | | | |
| 38 | 19/12/19 | VHDL - SR, JK FLOPS | IV | | | |
| 39 | 21/12/19 | VHDL - D, T FLOPS | IV | | | |
| 40 | 21/12/19 | VHDL - COUNTERS | IV | | | |
| 41 | 28/12/19 | SHIFT REGISTERS | IV | | | |
| 42 | 28/12/19 | ASM - VHDL | IV | | | |
| 43 | 28/12/19 | PIS - MUX | IV | | | |
| 44 | 28/12/19 | DECODERS | IV | | | |

LESSON PLAN

| Period | Date (Tentative) | Topic | Unit No. | Teaching Methodology | Remarks | Corrective Action Upon Review |
|--------|---------------------|--|-------------|-------------------------|---------|----------------------------------|
| 43 | 1/1/18 | DECODERS | <u>IV</u> | BB | | |
| | | BARREL SHIFTER COUNTERS | | | | |
| 44 | 1/1/18 | Digital Single bit adder | <u>IV</u> | BB | | |
| | | | | | | |
| 45 | 7/1/18 | MEMORIES: ROM Internal structure | <u>VI</u> | BB | | |
| | | | | | | |
| 46 | 4/1/18 | 2D - DECODING | <u>VI</u> | BB | | |
| | | TIMING, APPLICATIONS | | | | |
| 47 | 8/1/18 | RAM-Internal structure | <u>VI</u> | BB | | |
| | | | | | | |
| 48 | 18/1/18 | CPLD XC9500 Series, Architecture | <u>VI</u> | BB | | |
| | | | | | | |
| 49 | 18/1/18 | CLB, I/O | <u>VI</u> | BB | | |
| | | BLOCK Internal structure | | | | |
| 50 | 22/1/18 | FPGA: Conceptual view | <u>VI</u> | BB | | |
| | | | | | | |
| 51 | 25/1/18 | CLB classification | <u>VI</u> | BB | | |
| | | Internal architecture | | | | |
| 52 | 25/1/18 | FP block | <u>VI</u> | BB | | |
| | | architecture | | | | |

G. J. K.