

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Rev
1	5/10/17	BASIC OP-AMP DESIGN & Compensation	7	SB		
		Considerations on-stage op-amp				
2	6/10/17	Two stage CMOS op-amp, op-amp gain, freq	11	SB		
3	6/10/17	response, slew rate, symmetric offset voltage	11	SB		
4	8/10/17	F/B & op-amp Compensation - Linear settling time,	11	SB		
5	12/10/17	op-amp Compensation	11	SB		
6	13/10/17	Compensating 2 stage op-amp	11	SB		
7	13/10/17	lead Compensation	11	SB		
8	15/10/17	Compensation independent of Process & Temperature	11	SB		
9	20/10/17	Current mirrors & Single Stage Amp	11	SB		
10	20/10/17	Simple, CMOS, BIT Current mirror	11	SB		
11	24/10/17	Cascade wilson w/ider current mirrors	11	SB		
	24/10/17					
	24/10/17					

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
12	25/10	Common Source	11	PPT		
	26/10	Amplifier Source follower	11			
13	28/10	Common gate Amplifier	11	SA		
14	31/10	Noise : Types of	11	PPT		
15	2/11	Noise - Thermal Noise	11	"		
16	3/11	Flicker noise	11	SA		
17	7/11	Noise in op-Amps	11	PPT		
18	9/11	Noise in Common	11	SA		
19	10/11	Source stage noise Bandwidth	11	SA		
20	10/11	Advanced Current mirrors & comparators	11	PPT		
21	14/11	Advanced Current mirrors,	11	SA		
22	16/11	Cascade operational	11	SA		
23	17/11	Amplifier	11	SA		

LESSON PLAN

Period	Date (tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
24	18/11	Current mirror OP-Amp, Linear	III	BB		10/28
		Settling time revisited				1/25
25	24/11	Fully Differential OP-Amp	IV	PPT		1/25
26	23/11	Common mode A/B ckt.	IV	PPT		1/25
27	24/11		IV			1/25
28	24/11	Current A/B OP-Amp	IV	BB		1/25
		I MID \leftarrow 20/11/19 \rightarrow 2/12/19				
29	24/11	PLL: PLL concepts	IV	BB		1/25
30	3/12	The PLL in the	IV	PPT		1/25
31	20/11	Locked Condition	IV	PPT		1/25
32	24/11	Integrated ckt PLL's	IV	BB		1/25
33	12/12	Phase detector	IV	BB		1/25
34	14/12	voltage Controlled	IV	PPT		1/25
35	15/12	oscillator	IV	PPT		1/25

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
31	15/12	Case Study: Analysis	IV	SS		11/13
32	15/12	of the 560 B	"	SS		
	15/12	Monolithic C PLL	"	SS		11/13
38	19/12	Switched Capacitor Circuits: basic	V	PPT		
	19/12	Building blocks: op-amp's, capacitors	"			11/13
39	21/12	Switches, non-overlapping clocks.	"	SS		
						11/13
40	22/12	Basic operation & Analysis - register	"	SS		11/13
41	22/12	equivalence of Switched Capacitor	"	SS		
	23/12					11/13
42	26/12	Parasitic Sensitive integrator	"	PPT		11/13
	27/12					
43	28/12	Parasitic insensitive integrator	"	PPT		11/13
44	29/12	Signal Flow graph Analysis - 1st order	"	PPT		11/13
45	29/12	Filters - Switched capacitor fully differential filters, charged injection SC gain cells	"	PPT		11/13
						11/13
46	2/01	Parallel res- Cap ckt, Programmable gain ckt	"	SS		11/13
		Other Switched capacitor ckt's				
47	4/01	FLR - Peak detector, Sinusoidal Oscillator	"	SS		

LESSON PLAN

Period	Date (Tentative)	Topic	Unit No.	Teaching Methodology	Remarks	Corrective Action Upon Review
48	5/10/19	Comparators: using an op. amp for comparators	VI	PPT		
49	9/10/19	charge-injection errors - E	II	PPT		
50	11/10/19	Latched Comparators	"	PPT		
		nyquist rate D/A converter				
51	12/10/19	Decoder Based converter, resistor	"	PPT		
52	12/10/19	String Converter, Padded resistor String Converter	"	PPT		
53	19/10/19	Binary Scale Converters, Binary	"	BD		
54	19/10/19	Weighted resistor Converters - reduced resistance ratio ladders.	"	AA		
55	23/10/19	R-2R Based Converter, current mode D/A converters	"	PPT		
56	25/10/19	nyquist rate A/D Converter, Integrating Converter, SAR Converter.	"	PPT		
57	26/10/19	DAC Based SAR, Flash Converter.	"	PPT		
58	26/10/19	Time Interleaved A/D Converter.	"	PPT		